

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/771,826	02/03/2004	Kai D. Feng	END920030077US1 (16945)	3977
23389 7:	590 09/20/2005		EXAM	INER
SCULLY SCO 400 GARDEN	OTT MURPHY & PI	TRAN, ANH Q		
SUITE 300	CITT I EMEZA		ART UNIT	PAPER NUMBER
GARDEN CIT	Y, NY 11530		. 2819	

DATE MAILED: 09/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			N.N
	Application No.	Applicant(s)	
	10/771,826	FENG, KAI D.	
Office Action Summary	Examiner	Art Unit	
	Anh Q. Tran	2819	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the o	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed /s will be considered timely. the mailing date of this communication ED (35 U.S.C. § 133).	1.
Status			
Responsive to communication(s) filed on <u>08 Ju</u> This action is FINAL . 2b) ☐ This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pr		i
Disposition of Claims			
 4) ☐ Claim(s) 1-24 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4,14-18 and 20-23 is/are rejected. 7) ☐ Claim(s) 5-13,19 and 24 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or 	vn from consideration.		
Application Papers			
9)☐ The specification is objected to by the Examine 10)☑ The drawing(s) filed on 03 February 2004 is/are Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11)☐ The oath or declaration is objected to by the Ex	e: a) accepted or b) objected or b) objected drawing(s) be held in abeyance. Se ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). njected to. See 37 CFR 1.121(d	I) .
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicat ity documents have been receiv I (PCT Rule 17.2(a)).	ion No ed in this National Stage	
and analysis detailed since action for a list	or the definited copies flot receive	.	
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	r (PTO-413) ate Patent Application (PTO-152)	

Application/Control Number: 10/771,826 Page 2

Art Unit: 2819

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-4, 14-18, 20-23 are rejected under 35 U.S.C. 102(e) as being anticipated by Funaba (6,853,213).

Funaba shows:

a simultaneous bi-directional data bus (DQn, Fig. 7) comprising:
 a simultaneous bi-directional data bus (DQ) having a characteristic impedance

Z0;

a first driver unit (101) and receiver unit (111) connected to a first terminal end of the simultaneous bi-directional data bus;

a second driver unit (201) and receiver unit (211) connected to a second terminal end of the simultaneous bi-directional data bus;

each of the first driver unit and the second driver unit having a sourcing current source (MP11 & R11, Fig. 1) and a first resistor (R13) connected in parallel between a voltage supply and a terminal end of the simultaneous bi-directional data bus, and a

Application/Control Number: 10/771,826

Art Unit: 2819

sinking current source (R12 & MN11) and a second resistor (R14) connected in parallel between a ground and a terminal end of the simultaneous bi-directional data bus, wherein a substantially higher impedance of each current source relative to a substantially lower impedance of each resistor connected in parallel to the current source (the impedance combination of MP11 and R11 is higher than R13 alone) provides a relatively constant impedance in each driver unit which substantially matches the characteristic impedance of the simultaneous bi-directional data bus.

Page 3

- 2. The simultaneous bi-directional data bus of claim 1 where, in each of the first driver unit and the second driver unit, the first resistor of the sourcing current source and the second resistor of the sinking current source is substantially equal to twice the characteristic impedance of the simultaneous bi-directional data bus (100 ohms, col. 9, line 18-19).
- 3. The simultaneous bi-directional data bus of claim 1, wherein the sourcing current sources of each of the first driver unit and the second driver unit are identical sourcing current sources, and the sinking current sources of each of the first driver unit and the second driver unit are identical sinking current sources (col. 7, lines 56-59).
- 4. The simultaneous bi-directional data bus of claim 1, wherein each driver unit comprises a p side driver (MP11-MP12) and an n side driver (MN11-MN12) which are serially connected between a voltage supply and ground, with the connection between the serially connected drivers being connected to the simultaneous bi-directional data bus, and each driver unit has an output impedance of substantially twice the characteristic impedance (100 ohms) of the simultaneous bi-directional data bus so that

the total output impedance of each driver unit substantially matches the characteristic impedance of the simultaneous bi-directional data bus.

The limitations of claims 15-18 are rejected as above; furthermore, Funaba shows a second driver unit (102) and receiver unit (112) connected to a second terminal (DQ2) end of the simultaneous bi-directional data bus. The rest see figures 1-3.

The apparatus described above is applicable to the method claims 20-23.

Allowable Subject Matter

3. Claims 5-14, 19, 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

4. Applicant's arguments filed 7/8/05 have been fully considered but they are not persuasive.

First, Applicant argue that "MP11 is never a current source" and admitted "when the output voltage is 0V, the P-type MOSFET is in linear mode and its behavior like a resistor". First, when the P-type MOSFET is fully on or in linear mode it behave like a current source since the current is carry through the transistor like a resistor as evidence from Kuroda (5,742,183) reference. Kuroda shows a resistor is considered a current source, figure 11A. Therefore, the combination of MP11 and R11 are considered a current source when MP11 is fully turn on or in linear mode is corrected.

Second, Applicant argue that "in Funaba, each of the MOSFETs MP11 and MN11 are in series with each respective resistor R11, R12, not in parallel". Applicant is right but the office action rejection indicated that MP11 and R13 are connected in parallel, not R11, furthermore, MN11 and R14 are connected in parallel, not R12.

Therefore, **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 6. Sundstron (5,602,494) shows an Bi-direction programmable I/O circuit having resistors in parallel with transistors.

Application/Control Number: 10/771,826

Art Unit: 2819

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh Q. Tran whose telephone number is 571-272-1813. The examiner can normally be reached on M-TH (7:00-5:30) Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ANH Q.TRAN

Page 6

0/16/05/